論文- 羽生 貴弘 -
表示方法: 表示形式: 表示順:
件数:361件
[2017]
1.Design of Stochastic Asymmetirc Compensation Filter for Auditory SignalProcessing.[5th IEEE Global Conference on Signal and Information Processing (GlobalSIP),(2017),1315-1319]N. Onizawa, S. Koshita, S. Sakamoto, M. Kawamata, and T. Hanyu
2.VLSI Implementation of Deep Neural Networks Using Integral Stochastic Computing.[IEEE Transactions on Very Large Scale Integration (VLSI) Systems,25(10),(2017),2688-2699]A. Ardakani, F. Leduc-Primeau, N. Onizawa, T. Hanyu, and W. J. Gross
10.1109/TVLSI.2017.2654298
3.Area/Energy-Efficient Gammatone Filters Based on Stochastic Computation.[IEEE Transactions on Very Large Scale Integration (VLSI) Systems,25(10),(2017),2724-2735]N. Onizawa, S. Koshita, S. Sakamoto, M. Abe, M. Kawamata, and T. Hanyu
10.1109/TVLSI.2017.2687404
4.Energy-Efficient High-Performance Nonvolatile VLSI Processor with a Temporary-Data Reuse Technique.[2017 International Conference on Solid State Devices and Materials (SSDM2017),(2017),977-978]M. Natsui and T. Hanyu
5.Accuracy/Energy-Flexible Stochastic Configurable 2D Gabor Filter with Instant-on Capability.[43rd European Solid-State Circuit Conference (ESSCIRC),(2017),43-46]N. Onizawa, K. Matsumiya, W. J. Gross, and T. Hanyu
6.Design of an MTJ-Oriented Nonvolatile Lookup Table Circuit with Write-Operation Minimizing.[2017 International Conference on Solid State Devices and Materials (SSDM2017),(2017),195-196]Daisuke Suzuki and Takahiro Hanyu
7.High-Accuracy and Area-Efficient Stochastic FIR Digital Filters Based on Hybrid Computation.[IEICE Trans. Inf. & Syst,E100-D(8),(2017),1592-1602]Shunsuke KOSHITA, Naoya ONIZAWA, Masahide ABE, Takahiro HANYU, and Masayuki KAWAMATA
8.Energy-Efficient and Highly-Reliable Nonvolatile FPGA Using Self-Terminated Power-Gating Scheme.[IEICE Trans. Inf. & Syst,E100-D(8),(2017),1618-1624]Daisuke Suzuki and Takahiro Hanyu
9.Evaluation of reinitialization-free nonvolatile computer systems for energy-harvesting Internet of things applications.[Japanese Journal of Applied Physics,56(8),(2017),0802B7-1-0802B7-7]Naoya Onizawa, Akira Tamakoshi and Takahiro Hanyu
10.7567/JJAP.56.0802B7
10.Challenge of Spintronics-Based Nonvolatile VLSI Processor with a Sudden Power-Outage Resilient In-Processor Checkpointing.[2017 Spintronics Workshop on LSI,(2017),3-]Takahiro Hanyu
11.NoC-MRAM Architecture for Memory-Based Computing: Database-Search Case Study.[Proc. 15th IEEE International New Circuits and Systems Conference(NEWCAS),(2017),309-312]M. Rizk, J.-P. Diguet, N. Onizawa, M. J. Sepulveda, Y. Akgul, V. Gripon, A. Baghdadi, and T. Hanyu
12.Evaluation of Stochastic Cascaded IIR Filters.[Proc. 47th IEEE International Symposium on Multiple-Valued Logic (ISMVL),(2017),224-229]N. Onizawa, S. Koshita, S. Sakamoto, M. Kawamata, and T. Hanyu
13.MTJ-Based Nonvolatile FPGA; the Present and the Future Technology Trends.[26th International Workshop on Post-Binary ULSI Systems,(2017),2-]Daisuke Suzuki and Takahiro Hanyu
14.MTJ-based asynchronous circuits for re-initialization free computing against power failures.[Proc. of 23rd IEEE International Symposium on Asynchronous Circuits and Systems,(2017),118-125]Naoya Onizawa, Masashi Imai, Takahiro Hanyu and Tomohiro Yoneda
15.Challenge of MOS/MTJ-Hybrid Nonvolatile VLSI Processor for IoE Applications.[Emerging Technologies of Communications, Microsystems, Optoelectronics and Sensors 2017 (ETCMOS 2017),(2017)]Takahiro Hanyu
16.Sudden Power-Outage Resilient In-Processor Checkpointing for Energy-Harvesting Nonvolatile Processors.[IEEE Transactions on Emerging Topics in Computing (TETC),5(2),(2017),151-163]N. Onizawa, A. Mochizuki, A. Tamakoshi, and T. Hanyu
10.1109/TETC.2016.2604083
17.Challenge of Spintronics-Device-Based Non-volatile Logic-in-Memory Architecture for Internet-of-Things Applications.[BIT's 3rd Annual World Congress of Smart Materials-2017,(2017),262-]T. Hanyu
18.Three-Terminal MTJ-Based Nonvolatile Logic Circuits with Self- Terminated Writing Mechanism for Ultra-Low-Power VLSI Processor.[Design, Automation & Test in Europe (DATE) 2017,(2017),548-553]T. Hanyu, D. Suzuki, N. Onizawa, and M. Natsui
19.Design of a Variation-Resilient Single-Ended Nonvolatile 6-Input Lookup Table Circuit with a Redundant-MTJ-Based Active Load for Smart IoT Applications.[Institute of Engineering Technology (IET), Electronics Letters,53(7),(2017),456-458]D. Suzuki, M. Natsui, S. Ikeda, T. Endoh, H. Ohno, and T. Hanyu
20.Design of a Low-Power Nonvolatile Flip-Flop Using 3-Terminal Magnetic-Tunnel-Junction-Based Self-Terminated Mechanism.[Japanese Journal of Applied Physics,56(4S),(2017),04CN06-1-04CN06-5]Daisuke Suzuki and Takahiro Hanyu
Page: [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [next]
戻るこのページのトップへ
copyright(c)2005 Tohoku University