Original Papers- HASHIMOTO Koichi -
number of results to view: what to display: sort:
total:314
[1991]
301.Manipulator control with image-based visual servo.[Proceedings - IEEE International Conference on Robotics and Automation,3,(1991),2267-2271]Koichi Hashimoto, Tsutomu Kimoto, Takumi Ebine, Hidenori Kimura
http://www.scopus.com/inward/record.url?eid=0025813925&partnerID=40
[1990]
302.An Implementation of a Parallel Algorithm for Real-time Model-based Control on a Network of Microprocessors.[Int. J. Robotics Research,9(6),(1990),37-47]K. Hashimoto, K. Ohashi and H. Kimura
303.Cartesian-Space Nonlinear Feedback Control with a Parallel Processing System.[日本ロボット学会誌,8(1),(1990),48-56]橋本浩一,木元努, 大橋謙次, 赤井健二, 鹿児島昌之, 木村英紀
304.An Implementation of a Parallel Algorithm for Real-Time Model- Based Control on a Network of Microprocessors.[The International Journal of Robotics Research,9,(1990),37-47]Koichi Hashimoto, Kenjo Ohashi, Hidenori Kimura
10.1177/027836499000900604
http://www.scopus.com/inward/record.url?eid=0025561263&partnerID=40
[1989]
305.A New Parallel Algorithm for Inverse Dynamics.[Int. J. Robotics Research,8(1),(1989),63-76]K. Hashimoto and H. Kimura
306.New parallel algorithm for inverse dynamics.[International Journal of Robotics Research,8,(1989),63-76]Koichi Hashimoto, Hidenori Kimura
http://www.scopus.com/inward/record.url?eid=0024608335&partnerID=40
[1987]
307.An Adaptive Equalizer Based on Parallel Computation Scheme.[電子通信学会論文誌,70(5),(1987),58-66]橋本浩一,木村英紀
308.An Adaptive Equalizer based on Parallel Computation Scheme.[Electronics and Communication in Japan, Part 1,70(5),(1987),58-66]K. Hashimoto and H. Kimura
309.A Parallel Architecture for Recursive Least Square Method.[Electronics and Communication in Japan, Part 1,70(4),(1987),1-11]K. Hashimoto and H. Kimura
310.A parallel architecture for recursive least square method.[Electronics and Communications in Japan (Part I: Communications),70,(1987),1-11]Koichi Hashimoto, Hidenori Kimura
10.1002/ecja.4410700401
http://www.scopus.com/inward/record.url?eid=0023327887&partnerID=40
311.An adaptive equalizer based on parallel computation scheme.[Electronics and Communications in Japan (Part I: Communications),70,(1987),58-66]Koichi Hashimoto, Hidenori Kimura
10.1002/ecja.4410700506
http://www.scopus.com/inward/record.url?eid=0023349781&partnerID=40
[1986]
312.A Parallel Architecture for Recursive Least Square Identification.[IEEE Int. Conf. Acoustics, Speech, and Signal Processing,(1986),1185-1188]K. Hashimoto and H. Kimura
313.An adaptive equalizer based on parallel computation scheme..[電子通信学会論文誌 A,69(3),(1986),400-407]橋本浩一, 木村英紀
[1985]
314.逐次型最小2乗法の並列計算アーキテクチャ.[電子通信学会論文誌,J68-A(11),(1985),1148-1156]橋本浩一,木村英紀
Page: [prev] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16]
BackTop
copyright(c)2005 Tohoku University