Researchers Information
Photo



Books, Original Papers & Review Papers
Name
HARIYAMA Masanori
Affiliation
Graduate School of Information Sciences
Department of Computer and Mathematical Sciences
Computation Science and Systems
Intelligent Integrated Systems
Title
Professor
Date of Birth
1970.01
Research Fields
  • Fundamental informatics(Computer Science)
  • Measurement engineering(Electronic Meqsurements)
  • Fundamental informatics(Intelligent Integrated Systems)
display all
Research Subjects
  • Robot Electronics System(1993)
  • Highly-Safe Intelligent Integrated System(1993)
display all
Academic Society Membership
  • 電子情報通信学会
  • 日本ロボット学会
  • IEEE
display all
Books

display all
Original Papers

A Low-Power FPGA Based on Autonomous Fine-Grain Power Gating.[IEEE Transactions on Very Large Scale Integration Systems(TVLSI),19(8),(2011),1394-1406]Shota Ishihara, Masanori Hariyama, Michitaka Kameyama


Implementation of a Custom Hardware-Accelerator for Short-read Mapping Using Burrows-Wheeler Alignment.[International Conference of the IEEE Engineering in Medicine and Biology Society (EMBS),(2013),651-654]Hasitha Muthumala Waidyasooriya, Masanori Hariyama and Michitaka Kameyama


Hardware-Acceleration of Short-read Alignment Based on the Burrows-Wheeler Transform.[IEEE Transactions on Parallel and Distributed Systems,27(5),(2016),1358-1372]Hasitha Muthumala Waidyasooriya and Masanori Hariyama
10.1109/TPDS.2015.2444376


Optimal Periodic Memory Allocation for Image Processing with Multiple Windows.[IEEE Transaction on VLSI Systems,17(3),(2009),403-416]Yasuhiro Kobayashi, Masanori Hariyama, Michitaka Kameyamaa


Memory Allocation Exploiting Temporal Locality for Reducing Data-Transfer Bottlenecks in Heterogeneous Multicore Processors.[IEEE Transactions on Circuits and Systems for Video Technology,21(10),(2011),1453-1466]Hasitha Muthumala Waidyasooriya, Yosuke Ohbayashi, Masanori Hariyama, Michitaka Kameyama


display all
Review Papers

display all
Honours, Awards and Prizes
  • 研究奨励賞(2008)
  • Best Research Award(2008)
  • ロジックインメモリアーキテクチャVLSIとその応用展開(2006)
  • 研究開発奨励賞(2005)
  • 学術奨励賞(2002)
display all
Mail Address
Mail Address
Updated on
2018.04.03
JapaneseTop
copyright(c)2005 Tohoku University